![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"TPaR: Place and Route Tools for the Dynamic Reconfiguration of the FPGA's ..."
Elias Vansteenkiste et al. (2014)
- Elias Vansteenkiste, Brahim Al Farisi, Karel Bruneel, Dirk Stroobandt:
TPaR: Place and Route Tools for the Dynamic Reconfiguration of the FPGA's Interconnect Network. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(3): 370-383 (2014)
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.