"Fast and exact transistor sizing based on iterative relaxation."

Vijay Sundararajan, Sachin S. Sapatnekar, Keshab K. Parhi (2002)

> Home

Details and statistics

DOI: 10.1109/43.998628

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/SundararajanSP02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SundararajanSP02
Vijay Sundararajan, Sachin S. Sapatnekar, Keshab K. Parhi:
Fast and exact transistor sizing based on iterative relaxation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 21(5): 568-581 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.