"Clock-Latency-Aware Fault-Tolerant DLL for Multi-Die Clock Synchronization."

Yung-Chuan Su, Shi-Yu Huang (2023)

> Home

Details and statistics

DOI: 10.1109/TCAD.2022.3226156

access: closed

type: Journal Article

metadata version: 2023-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/SuH23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SuH23
Yung-Chuan Su, Shi-Yu Huang:
Clock-Latency-Aware Fault-Tolerant DLL for Multi-Die Clock Synchronization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(8): 2761-2765 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.