"Fault diagnosis and logic debugging using Boolean satisfiability."

Alexander Smith et al. (2005)

> Home

Details and statistics

DOI: 10.1109/TCAD.2005.852031

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/SmithVAV05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SmithVAV05
Alexander Smith, Andreas G. Veneris, Moayad Fahim Ali, Anastasios Viglas:
Fault diagnosis and logic debugging using Boolean satisfiability. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(10): 1606-1621 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.