"DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool."

Hsiu-Chuan Shih et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TCAD.2014.2323203

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ShihLYLKLSW14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ShihLYLKLSW14
Hsiu-Chuan Shih, Pei-Wen Luo, Jen-Chieh Yeh, Shu-Yen Lin, Ding-Ming Kwai, Shih-Lien Lu, Andre Schaefer, Cheng-Wen Wu:
DArT: A Component-Based DRAM Area, Power, and Timing Modeling Tool. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(9): 1356-1369 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.