"Conditionally robust two-pattern tests and CMOS design for testability."

Sunil D. Sherlekar, P. S. Subramanian (1988)

> Home

Details and statistics

DOI: 10.1109/43.3165

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/SherlekarS88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SherlekarS88
Sunil D. Sherlekar, P. S. Subramanian:
Conditionally robust two-pattern tests and CMOS design for testability. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 7(3): 325-332 (1988)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.