"Full-wave PEEC time-domain method for the modeling of on-chipinterconnects."

Phillip J. Restle et al. (2001)

> Home

Details and statistics

DOI: 10.1109/43.931029

access: closed

type: Journal Article

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/RestleRWP01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/RestleRWP01
Phillip J. Restle, Albert E. Ruehli, Steven G. Walker, George Papadopoulos:
Full-wave PEEC time-domain method for the modeling of on-chipinterconnects. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(7): 877-886 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.