"Estimating the Number of Extra Tests During Iterative Test Generation for ..."

Irith Pomeranz (2023)

> Home

Details and statistics

DOI: 10.1109/TCAD.2022.3226677

access: closed

type: Journal Article

metadata version: 2023-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/Pomeranz23b
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/Pomeranz23b
Irith Pomeranz:
Estimating the Number of Extra Tests During Iterative Test Generation for Single-Cycle Gate-Exhaustive Faults. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(8): 2752-2760 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.