"Scalable and Conflict-Free NTT Hardware Accelerator Design: Methodology, ..."

Jianan Mu et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TCAD.2022.3205552

access: closed

type: Journal Article

metadata version: 2023-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/MuRWHCCFYCLL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/MuRWHCCFYCLL23
Jianan Mu, Yi Ren, Wen Wang, Yizhong Hu, Shuai Chen, Chip-Hong Chang, Junfeng Fan, Jing Ye, Yuan Cao, Huawei Li, Xiaowei Li:
Scalable and Conflict-Free NTT Hardware Accelerator Design: Methodology, Proof, and Implementation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(5): 1504-1517 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.