default search action
"A logic-to-logic comparator for VLSI layout verification."
Peter M. Maurer, Alexander D. Schapira (1988)
- Peter M. Maurer, Alexander D. Schapira:
A logic-to-logic comparator for VLSI layout verification. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 7(8): 897-907 (1988)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.