"Through-Silicon Via Fault-Tolerant Clock Networks for 3-D ICs."

Chiao-Ling Lung et al. (2013)

> Home

Details and statistics

DOI: 10.1109/TCAD.2013.2245375

access: closed

type: Journal Article

metadata version: 2022-12-13

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/LungSHSC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LungSHSC13
Chiao-Ling Lung, Yu-Shih Su, Hsih-Hsiu Huang, Yiyu Shi, Shih-Chieh Chang:
Through-Silicon Via Fault-Tolerant Clock Networks for 3-D ICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(7): 1100-1109 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.