"A timing analysis algorithm for circuits with level-sensitive latches."

Jin-Fuw Lee, Donald T. Tang, Chak-Kuen Wong (1996)

> Home

Details and statistics

DOI: 10.1109/43.506140

access: closed

type: Journal Article

metadata version: 2021-09-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/LeeTW96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LeeTW96
Jin-Fuw Lee, Donald T. Tang, Chak-Kuen Wong:
A timing analysis algorithm for circuits with level-sensitive latches. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 15(5): 535-543 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.