"Formal Verification of Integer Multiplier Circuits Using Binary Decision ..."

Jitendra Kumar et al. (2023)

> Home

Details and statistics

DOI: 10.1109/TCAD.2022.3192176

access: closed

type: Journal Article

metadata version: 2023-04-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/KumarMSF23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/KumarMSF23
Jitendra Kumar, Yukio Miyasaka, Asutosh Srivastava, Masahiro Fujita:
Formal Verification of Integer Multiplier Circuits Using Binary Decision Diagrams. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(4): 1365-1378 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.