"Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design."

Kyle Kuan, Tosiron Adegbija (2020)

> Home

Details and statistics

DOI: 10.1109/TCAD.2019.2912920

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/KuanA20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/KuanA20
Kyle Kuan, Tosiron Adegbija:
Energy-Efficient Runtime Adaptable L1 STT-RAM Cache Design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(6): 1328-1339 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.