"Hierarchical Temporal Memory Features with Memristor Logic Circuits for ..."

Olga Krestinskaya, Timur Ibrayev, Alex Pappachen James (2018)

> Home

Details and statistics

DOI: 10.1109/TCAD.2017.2748024

access: open

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/tcad/KrestinskayaIJ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/KrestinskayaIJ18
Olga Krestinskaya, Timur Ibrayev, Alex Pappachen James:
Hierarchical Temporal Memory Features with Memristor Logic Circuits for Pattern Recognition. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(6): 1143-1156 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.