"Timing models for gallium arsenide direct-coupled FET logic circuits."

Ayman I. Kayssi, Karem A. Sakallah (1995)

> Home

Details and statistics

DOI: 10.1109/43.365129

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/KayssiS95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/KayssiS95
Ayman I. Kayssi, Karem A. Sakallah:
Timing models for gallium arsenide direct-coupled FET logic circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 14(3): 384-393 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.