"Threshold-Defined Logic and Interconnect for Protection Against Reverse ..."

Jae-Won Jang et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCAD.2018.2887056

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/JangDVNGI20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JangDVNGI20
Jae-Won Jang, Asmit De, Deepak Vontela, Ithihasa Reddy Nirmala, Swaroop Ghosh, Anirudh Iyengar:
Threshold-Defined Logic and Interconnect for Protection Against Reverse Engineering. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(2): 308-320 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.