"General Methodology for Soft-Error-Aware Power Optimization Using Gate Sizing."

Foad Dabiri et al. (2008)

> Home

Details and statistics

DOI: 10.1109/TCAD.2008.2003268

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/DabiriNMPS08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/DabiriNMPS08
Foad Dabiri, Ani Nahapetian, Tammara Massey, Miodrag Potkonjak, Majid Sarrafzadeh:
General Methodology for Soft-Error-Aware Power Optimization Using Gate Sizing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(10): 1788-1797 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.