"FALPEM: Framework for Architectural-Level Power Estimation and ..."

Amit Chhabra et al. (2015)

> Home

Details and statistics

DOI: 10.1109/TCAD.2014.2387859

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ChhabraRJTPBK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChhabraRJTPBK15
Amit Chhabra, Harsh Rawat, Mohit Jain, Pascal Tessier, Daniel Pierredon, Laurent Bergher, Promod Kumar:
FALPEM: Framework for Architectural-Level Power Estimation and Optimization for Large Memory Sub-Systems. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(7): 1138-1142 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.