"Clock-Aware Placement for Large-Scale Heterogeneous FPGAs."

Jianli Chen et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCAD.2020.2968892

access: closed

type: Journal Article

metadata version: 2023-02-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenLKHCCCK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenLKHCCCK20
Jianli Chen, Zhifeng Lin, Yun-Chih Kuo, Chau-Chin Huang, Yao-Wen Chang, Shih-Chun Chen, Chun-Han Chiang, Sy-Yen Kuo:
Clock-Aware Placement for Large-Scale Heterogeneous FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(12): 5042-5055 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.