Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Leakage Minimization of Digital Circuits Using Gate Sizing in the Presence ..."

Sarvesh Bhardwaj, Sarma B. K. Vrudhula (2008)

> Home

Details and statistics

DOI: 10.1109/TCAD.2008.916341

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/BhardwajV08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/BhardwajV08
Sarvesh Bhardwaj, Sarma B. K. Vrudhula:
Leakage Minimization of Digital Circuits Using Gate Sizing in the Presence of Process Variations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(3): 445-455 (2008)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.