"Sizing an inverter with a precise delay: generation of complementary ..."

Pramod V. Argade (1989)

> Home

Details and statistics

DOI: 10.1109/43.21816

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/Argade89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/Argade89
Pramod V. Argade:
Sizing an inverter with a precise delay: generation of complementary signals with minimal skew and pulsewidth distortion in CMOS. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 8(1): 33-40 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.