"DART: A Programmable Architecture for NoC Simulation on FPGAs."

Danyao Wang et al. (2014)

> Home

Details and statistics

DOI: 10.1109/TC.2012.121

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  authority control:
- export record
  dblp key:
  - journals/tc/WangLVJS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/WangLVJS14
Danyao Wang, Charles Lo, Jasmina Vasiljevic, Natalie D. Enright Jerger, J. Gregory Steffan:
DART: A Programmable Architecture for NoC Simulation on FPGAs. IEEE Trans. Computers 63(3): 664-678 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.