"Minimum Universal Logic Module Sequential Circuits with Decoders."

Raymond P. Voith (1977)

> Home

Details and statistics

DOI: 10.1109/TC.1977.1674741

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/Voith77a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/Voith77a
Raymond P. Voith:
Minimum Universal Logic Module Sequential Circuits with Decoders. IEEE Trans. Computers 26(10): 1032-1035 (1977)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.