"Codes for Error Correction in High-Speed Memory Systems - Part I: ..."

Chitoor V. Srinivasan (1971)

> Home

Details and statistics

DOI: 10.1109/T-C.1971.223365

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/Srinivasan71
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/Srinivasan71
Chitoor V. Srinivasan:
Codes for Error Correction in High-Speed Memory Systems - Part I: Correction of Cell Defects in Integrated Memories. IEEE Trans. Computers 20(8): 882-888 (1971)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.