"Test Scheduling in High Performance VLSI System Implementations."

John Y. Sayah, Charles R. Kime (1992)

> Home

Details and statistics

DOI: 10.1109/12.123376

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/SayahK92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/SayahK92
John Y. Sayah, Charles R. Kime:
Test Scheduling in High Performance VLSI System Implementations. IEEE Trans. Computers 41(1): 52-67 (1992)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.