default search action
"Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single ..."
Riyaz A. Patel, Mohammed Benaissa, Said Boussakta (2007)
- Riyaz A. Patel, Mohammed Benaissa, Said Boussakta:
Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero. IEEE Trans. Computers 56(11): 1484-1492 (2007)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.