"A Testable Design of Iterative Logic Arrays."

R. Parthasarathy, Sudhakar M. Reddy (1981)

> Home

Details and statistics

DOI: 10.1109/TC.1981.1675714

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/ParthasarathyR81
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/ParthasarathyR81
R. Parthasarathy, Sudhakar M. Reddy:
A Testable Design of Iterative Logic Arrays. IEEE Trans. Computers 30(11): 833-841 (1981)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.