"Parallel Sparse Matrix Solution for Circuit Simulation on FPGAs."

Tarek Nechma, Mark Zwolinski (2015)

> Home

Details and statistics

DOI: 10.1109/TC.2014.2308202

access: closed

type: Journal Article

metadata version: 2019-06-02

- view
  authority control:
- export record
  dblp key:
  - journals/tc/NechmaZ15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/NechmaZ15
Tarek Nechma, Mark Zwolinski:
Parallel Sparse Matrix Solution for Circuit Simulation on FPGAs. IEEE Trans. Computers 64(4): 1090-1103 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.