"Test Access Mechanism Optimization, Test Scheduling, and Tester Data ..."

Vikram Iyengar, Krishnendu Chakrabarty, Erik Jan Marinissen (2003)

> Home

Details and statistics

DOI: 10.1109/TC.2003.1252857

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  authority control:
- export record
  dblp key:
  - journals/tc/IyengarCM03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/IyengarCM03
Vikram Iyengar, Krishnendu Chakrabarty, Erik Jan Marinissen:
Test Access Mechanism Optimization, Test Scheduling, and Tester Data Volume Reduction for System-on-Chip. IEEE Trans. Computers 52(12): 1619-1632 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.