"A Geometric Synthesis Method of Three-Input Majority Logic Networks."

Otakar A. Horna (1965)

> Home

Details and statistics

DOI: 10.1109/PGEC.1965.264173

access: closed

type: Journal Article

metadata version: 2020-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tc/Horna65
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/Horna65
Otakar A. Horna:
A Geometric Synthesis Method of Three-Input Majority Logic Networks. IEEE Trans. Electron. Comput. 14(3): 475-481 (1965)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.