"A Low-Latency Pipelined 2D and 3D CORDIC Processors."

Elisardo Antelo, Julio Villalba, Emilio L. Zapata (2008)

> Home

Details and statistics

DOI: 10.1109/TC.2007.70796

access: closed

type: Journal Article

metadata version: 2017-06-14

- view
  authority control:
- export record
  dblp key:
  - journals/tc/AnteloVZ08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/AnteloVZ08
Elisardo Antelo, Julio Villalba, Emilio L. Zapata:
A Low-Latency Pipelined 2D and 3D CORDIC Processors. IEEE Trans. Computers 57(3): 404-417 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.