"FMER: An Energy-Efficient Error Recovery Methodology for SRAM-Based FPGA ..."

Dimitris Agiakatsikas, Ediz Cetin, Oliver Diessel (2018)

> Home

Details and statistics

DOI: 10.1109/TAES.2018.2828201

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/taes/AgiakatsikasCD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/taes/AgiakatsikasCD18
Dimitris Agiakatsikas, Ediz Cetin, Oliver Diessel:
FMER: An Energy-Efficient Error Recovery Methodology for SRAM-Based FPGA Designs. IEEE Trans. Aerosp. Electron. Syst. 54(6): 2695-2712 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.