"Generative AI Assertions in UVM-Based System Verilog Functional Verification."

Valentin Radu et al. (2024)

> Home

Details and statistics

DOI: 10.3390/SYSTEMS12100390

access: open

type: Journal Article

metadata version: 2024-11-30

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/systems/RaduDDTS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/systems/RaduDDTS24
Valentin Radu, Diana Dranga, Catalin Marian Dumitrescu, Alina Iuliana Tabirca, Maria Cristina Stefan:
Generative AI Assertions in UVM-Based System Verilog Functional Verification. Syst. 12(10): 390 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.