"Optimization of Reversible Circuits Using Gate Pair Classification."

P. Sai Phaneendra, Chetan Vudadha, M. B. Srinivas (2022)

> Home

Details and statistics

DOI: 10.1007/S42979-021-00900-5

access: closed

type: Journal Article

metadata version: 2021-11-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sncs/PhaneendraVS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sncs/PhaneendraVS22
P. Sai Phaneendra, Chetan Vudadha, M. B. Srinivas:
Optimization of Reversible Circuits Using Gate Pair Classification. SN Comput. Sci. 3(1): 40 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.