"Design of Alignment Marker Sequences in Ethernet to Suppress Baseline ..."

Mingxing Zhang et al. (2024)

> Home

Details and statistics

DOI: 10.1109/JSYST.2023.3336219

access: closed

type: Journal Article

metadata version: 2024-04-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sj/ZhangZDZ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sj/ZhangZDZ24
Mingxing Zhang, Zhengchun Zhou, Xiong Deng, Xihua Zou:
Design of Alignment Marker Sequences in Ethernet to Suppress Baseline Wander and Clock Wander. IEEE Syst. J. 18(1): 315-326 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.