"Cascaded VLSI neural network chips: Hardware learning for pattern ..."

Timothy X. Brown et al. (1992)

> Home

Details and statistics

DOI: 10.1177/003754979205800507

access: closed

type: Journal Article

metadata version: 2023-08-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/simulation/BrownTDDT92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/simulation/BrownTDDT92
Timothy X. Brown, M. D. Tran, Tuan Duong, Taher Daud, A. P. Thakoor:
Cascaded VLSI neural network chips: Hardware learning for pattern recognition and classification. Simul. 58(5): 340-347 (1992)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.