"Analysis and simulation of continuous-time digital signal processors."

Bob Schell, Yannis P. Tsividis (2009)

> Home

Details and statistics

DOI: 10.1016/J.SIGPRO.2009.04.005

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigpro/SchellT09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigpro/SchellT09
Bob Schell, Yannis P. Tsividis:
Analysis and simulation of continuous-time digital signal processors. Signal Process. 89(10): 2013-2026 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.