"An efficient hardware accelerator architecture for implementing fast IMDCT ..."

Hui Li, Ping Li, Yiwen Wang (2010)

> Home

Details and statistics

DOI: 10.1016/J.SIGPRO.2010.02.023

access: closed

type: Journal Article

metadata version: 2023-10-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigpro/LiLW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigpro/LiLW10
Hui Li, Ping Li, Yiwen Wang:
An efficient hardware accelerator architecture for implementing fast IMDCT computation. Signal Process. 90(8): 2540-2545 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.