"Input compression and efficient VLSI architectures for rank order and ..."

George B. Adams III et al. (1994)

> Home

Details and statistics

DOI: 10.1016/0165-1684(94)90159-7

access: closed

type: Journal Article

metadata version: 2024-05-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigpro/AdamsCLLP94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigpro/AdamsCLLP94
George B. Adams III, Edward J. Coyle, Liangchien Lin, Lori E. Lucke, Keshab K. Parhi:
Input compression and efficient VLSI architectures for rank order and stack filters. Signal Process. 38(3): 441-453 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.