"Power Performance Profiling of 3-D Stencil Computation on an FPGA ..."

Koji Okina et al. (2015)

> Home

Details and statistics

DOI: 10.1145/2927964.2927967

access: closed

type: Journal Article

metadata version: 2020-07-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigarch/OkinaSFSO15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigarch/OkinaSFSO15
Koji Okina, Rie Soejima, Kota Fukumoto, Yuichiro Shibata, Kiyoshi Oguri:
Power Performance Profiling of 3-D Stencil Computation on an FPGA Accelerator for Efficient Pipeline Optimization. SIGARCH Comput. Archit. News 43(4): 9-14 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.