"Cost-Effective and High-Throughput Merge Network: Architecture for the ..."

Susumu Mashimo, Thiem Van Chu, Kenji Kise (2016)

> Home

Details and statistics

DOI: 10.1145/3039902.3039905

access: closed

type: Journal Article

metadata version: 2020-07-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigarch/MashimoCK16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigarch/MashimoCK16
Susumu Mashimo, Thiem Van Chu, Kenji Kise:
Cost-Effective and High-Throughput Merge Network: Architecture for the Fastest FPGA Sorting Accelerator. SIGARCH Comput. Archit. News 44(4): 8-13 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.