"VCLEARIT: a VLSI CMOS circuit leakage reduction technique for nanoscale ..."

Preetham Lakshmikanthan, Adrian Nunez (2007)

> Home

Details and statistics

DOI: 10.1145/1360464.1360471

access: closed

type: Journal Article

metadata version: 2020-07-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigarch/LakshmikanthanN07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigarch/LakshmikanthanN07
Preetham Lakshmikanthan, Adrian Nunez:
VCLEARIT: a VLSI CMOS circuit leakage reduction technique for nanoscale technologies. SIGARCH Comput. Archit. News 35(5): 10-16 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.