"A Picosecond Delay Generator Optimized by Layout and Routing Based on FPGA."

Min Zhu et al. (2023)

> Home

Details and statistics

DOI: 10.3390/S23136144

access: open

type: Journal Article

metadata version: 2025-02-03

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/sensors/ZhuCQG23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sensors/ZhuCQG23
Min Zhu, Tang Cui, Xihan Qi, Qiang Gao:
A Picosecond Delay Generator Optimized by Layout and Routing Based on FPGA. Sensors 23(13): 6144 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.