"Mapping Neural Networks to FPGA-Based IoT Devices for Ultra-Low Latency ..."

Maciej Wielgosz, Michal Karwatowski (2019)

> Home

Details and statistics

DOI: 10.3390/S19132981

access: open

type: Journal Article

metadata version: 2020-05-30

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/sensors/WielgoszK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sensors/WielgoszK19
Maciej Wielgosz, Michal Karwatowski:
Mapping Neural Networks to FPGA-Based IoT Devices for Ultra-Low Latency Processing. Sensors 19(13): 2981 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.