"Flip-flop selection for partial enhance scan chain using DTESFF for high ..."

Ashok Kumar Suhag, Vivek Shrivastava, Nidhi Singh (2013)

> Home

Details and statistics

DOI: 10.1007/S13198-013-0170-9

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/saem/SuhagSS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/saem/SuhagSS13
Ashok Kumar Suhag, Vivek Shrivastava, Nidhi Singh:
Flip-flop selection for partial enhance scan chain using DTESFF for high transition delay fault coverage. Int. J. Syst. Assur. Eng. Manag. 4(3): 303-311 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.