"Performance evaluation of delay testable enhanced scan flip-flop."

Ashok Kumar Suhag, Vivek Shrivastava (2012)

> Home

Details and statistics

DOI: 10.1007/S13198-012-0124-7

access: closed

type: Journal Article

metadata version: 2023-05-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/saem/SuhagS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/saem/SuhagS12
Ashok Kumar Suhag, Vivek Shrivastava:
Performance evaluation of delay testable enhanced scan flip-flop. Int. J. Syst. Assur. Eng. Manag. 3(3): 169-174 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.