"A VLSI design of clock gated technique based ADC lock-in amplifier."

M. Saritha et al. (2022)

> Home

Details and statistics

DOI: 10.1007/S13198-022-01747-6

access: closed

type: Journal Article

metadata version: 2024-03-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/saem/SarithaLARASSSV22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/saem/SarithaLARASSSV22
M. Saritha, M. Lavanya, G. Ajitha, Mulinti Narendra Reddy, P. Annapurna, Menda Sreevani, S. Swathi, S. Sushma, Vallabhuni Vijay:
A VLSI design of clock gated technique based ADC lock-in amplifier. Int. J. Syst. Assur. Eng. Manag. 13(5): 2743-2750 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.