"Real-time image processing with a compact FPGA-based systolic architecture."

César Torres-Huitzil, Miguel O. Arias-Estrada (2004)

> Home

Details and statistics

DOI: 10.1016/J.RTI.2004.06.001

access: closed

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/rti/Torres-HuitzilA04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/rti/Torres-HuitzilA04
César Torres-Huitzil, Miguel O. Arias-Estrada:
Real-time image processing with a compact FPGA-based systolic architecture. Real Time Imaging 10(3): 177-187 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.