"Block-Parallel Systolic-Array Architecture for 2-d NTT-Based Fragile ..."

Arjuna Madanayake et al. (2012)

> Home

Details and statistics

DOI: 10.1142/S0129626412500090

access: closed

type: Journal Article

metadata version: 2023-11-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ppl/MadanayakeCDB12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ppl/MadanayakeCDB12
Arjuna Madanayake, Renato J. Cintra, Vassil S. Dimitrov, Leonard T. Bruton:
Block-Parallel Systolic-Array Architecture for 2-d NTT-Based Fragile Watermark Embedding. Parallel Process. Lett. 22(3) (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.